Vor Ort
Merkzettel Warenkorb
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
Band 5657

Embedded Computer Systems: Architectures, Modeling, and Simulation 9th International Workshop, SAMOS 2009, Samos, Greece, July 20-23, 2009, Proceedings

Aus der Reihe Lecture Notes in Computer Science

49,99 €

inkl. gesetzl. MwSt., Versandkostenfrei

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

13.07.2009

Abbildungen

XIV, 342 p.

Herausgeber

Koen Bertels + weitere

Verlag

Springer Berlin

Seitenzahl

342

Maße (L/B/H)

23,5/15,5/2 cm

Gewicht

546 g

Auflage

2009

Sprache

Englisch

ISBN

978-3-642-03137-3

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

13.07.2009

Abbildungen

XIV, 342 p.

Herausgeber

Verlag

Springer Berlin

Seitenzahl

342

Maße (L/B/H)

23,5/15,5/2 cm

Gewicht

546 g

Auflage

2009

Sprache

Englisch

ISBN

978-3-642-03137-3

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: ProductSafety@springernature.com

Ein neues Kapitel für Ihre Bücher

Ein neues Kapitel für Ihre Bücher

Schenken Sie Ihren alten Schätzen ein zweites Leben und erhalten dafür eine Thalia Geschenkkarte.

Jetzt verkaufen
Jetzt verkaufen

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • Beachnote.- What Else Is Broken? Can We Fix It?.- Architectures for Multimedia.- Programmable and Scalable Architecture for Graphics Processing Units.- The Abstract Streaming Machine: Compile-Time Performance Modelling of Stream Programs on Heterogeneous Multiprocessors.- CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey.- Programmable Accelerators for Reconfigurable Video Decoder.- Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study.- Multiple Description Scalable Coding for Video Transmission over Unreliable Networks.- Multi/Many Cores Architectures.- Evaluation of Different Multithreaded and Multicore Processor Configurations for SoPC.- Implementing Fine/Medium Grained TLP Support in a Many-Core Architecture.- Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management.- A Multiprocessor Architecture with an Omega Network for the Massively Parallel Model GCA.- VLSI Architectures Design.- Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing.- Radix-4 Recoded Multiplier on Quantum-Dot Cellular Automata.- Prediction in Dynamic SDRAM Controller Policies.- Inversion/Non-inversion Implementation for an 11,424 Gate-Count Dynamic Optically Reconfigurable Gate Array VLSI.- Architecture Modeling and Exploration Tools.- Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration.- Modeling Scalable SIMD DSPs in LISA.- NoGAP: A Micro Architecture Construction Framework.- A Comparison of NoTA and GENESYS.- Special Session 1: Instruction-Set Customization.- to Instruction-Set Customization.- Constraint-Driven Identification of Application Specific Instructions in the DURASE System.- A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs).- Runtime Adaptive Extensible Embedded Processors — A Survey.- Special Session 2: The Future of Reconfigurable Computing and Processor Architectures.- to the Future of Reconfigurable Computing and Processor Architectures.- An Embrace-and-Extend Approach to Managing the Complexity of Future Heterogeneous Systems.- Applying the Stream-Based Computing Model to Design Hardware Accelerators: A Case Study.- Reconfigurable Multicore Server Processors for Low Power Operation.- Reconfigurable Computing in the New Age of Parallelism.- Reconfigurable Multithreading Architectures: A Survey.- Special Session 3: Mastering Cell BE and GPU Execution Platforms.- to Mastering Cell BE and GPU Execution Platforms.- Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors.- Implementing Blocked Sparse Matrix-Vector Multiplication on NVIDIA GPUs.- Experiences with Cell-BE and GPU for Tomography.- Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell.- Exploiting Locality on the Cell/B.E. through Bypassing.- Exploiting the Cell/BE Architecture with the StarPU Unified Runtime System.